

# ELEC2041

## Microprocessors and Interfacing

### Lectures 30: Memory and Bus Organisation - I

<http://webct.edtec.unsw.edu.au/>

May 2006

Saeid Nooshabadi

saeid@unsw.edu.au

ELEC2041 lec30-mem-bus-1.1

Saeid Nooshabadi


# Overview

- Memory Interfacing
  - Memory Type
  - Memory Decoding
  - D-RAM Access
  - Making DRAM Access fast

ELEC2041 lec30-mem-bus-1.2

Saeid Nooshabadi


## Review: Buses in a PC: Connect a few devices



ELEC2041 lec30-mem-bus-1.3

Saeid Nooshabadi


## Review: Computers with Memory Mapped I/O



ELEC2041 lec30-mem-bus-1.4

Saeid Nooshabadi

# Big Picture: A System on a Chip




## Integration of Core Processor and many sub-system micro-cells

- ARM7TDMI core
- Cache RAM
- Embedded Co-Processors
- External Mem Interface
- Low bandwidth I/O devices
- Timers
- I/O ports

Saeid Nooshabadi

# ARM System Architecture




**Need a Mechanism to access various memory units and I/O devices, uniquely, to avoid access conflicts**

ELEC2041 lec30-mem-bus-1.6

Saeid Nooshabadi

# ARM System Architecture with Multiple Masters




**Need a Mechanism to allow various Processing units to access the Memory Bus without causing conflict**

ELEC2041 lec30-mem-bus-1.7

Saeid Nooshabadi

# ARM Core Interface Signals




**Clock control  
IRQ/FIQ**

**Memory Interface**

ELEC2041 lec30-mem-bus-1.8


Saeid Nooshabadi

## ARM Core Memory Interface Signals




◦ Internal clock is mclk AND wait


## Simple Memory Interface



## Simple Memory Decoder Control




- Controls the Activation of RAM and ROM
- $a[31]: 0 \rightarrow$  ROM  
 $a[31]: 1 \rightarrow$  RAM
- It controls the byte write enables during write
  - mas[1:0]: 00 Byte, 01 H-word, 10 Word
- It ensures that data is ready before processor continues.




## SRAM/ROM Memory Timing

- Address should be stable during the falling edge
- SRAM is fast, ROM is slow
  - ROM needs more time. Slows the system
  - Solutions?
    - Slow down the MCLK clock; loose performance
    - Use Wait states; more complex control



## ROM Wait Control State Transition


- ROM access requires 4 clock cycles
- RAM access is fast



ELEC2041 lec30-mem-bus-1.13

Saeid Nooshabadi

## Timing Diagram for for ROM Wait States




ELEC2041 lec30-mem-bus-1.14

Saeid Nooshabadi

## Improving Performance

- Processor internal operations cycles do not need access to memory
    - Mem. Access is much slower than internal operations.
    - Use wait states for mem Accesses
  - $mreq = 1$  internal operation
  - $mreq = 0$  memory access
- Internal Operations can run at max speed



ELEC2041 lec30-mem-bus-1.15

Saeid Nooshabadi

## DRAM Interface

- Dynamic RAM Features:
  - much cheaper than SRAM
  - more capacity than SRAM
  - slower than SRAM
- Widely used in Computer Systems


ELEC2041 lec30-mem-bus-1.16

Saeid Nooshabadi

## DRAM Organisation

- Two dimensional matrix
- Bits are accesses by:

- Accepting row and column addresses down the same multiplexed address bus
- First Row address is presented and latched by ras signal
- Next column address is presented and latched by cas signal



ELEC2041 lec30-mem-bus-1.17

Saeid Nooshabadi

## Making DRAM Access Fast


- Accessing data in the same row using cas-only access is 2 – 3 times faster
  - cas-only access does not activate the cell matrix
  - If next accesses is within the same row, a new column address may be presented just by applying a cas-only access.
- Fact: Most processor addresses are sequential (75%)
- If we had a way of knowing that that the next address is sequential with respect with the current address (current address + 4), then we could only assert cas and make DRAM access fast
- Difficulty?
  - Detecting early in memory access cycle that the next address is in the same row.

ELEC2041 lec30-mem-bus-1.18

Saeid Nooshabadi

## ARM Solution to cas-only Access

- ARM address register Instruction:
  - 75% of next addresses are current address +4.




ELEC2041 lec30-mem-bus-1.19

Saeid Nooshabadi

## Revised State Transition Diagram

- seq = 1: sequential address
- seq = 0: non-sequential
- mreq = 1 internal operation
- mreq = 0 memory access




ELEC2041 lec30-mem-bus-1.20

Saeid Nooshabadi

## Support for OS: Memory Protection

- Control unit can provide protection to certain areas in user mode:
  - ntran: Processor in USER (=1) or Privileged mode (=0)
  - nopc: memory access is for instruction (=1) or for data (0)
  - abort: caused pre-fetch abort exception




## ARM Processor Bus Interface

- Arm Processor is optimised for high speed on-chip cache memory Interfacing
- It is a sub-system embedded in a larger system
- We need some interfacing rules and protocols to allow interfacing to other sub systems
  - Each sub-systems should follow these rules in order for the system to work properly.
- Options:
  - Making an ad hoc choice in every design
  - Use an established standard
- ARM provides **Advanced Micro controller Bus Architecture (AMBA)**
  - ARM processor uses AMBA to interface to the System Bus

ELEC2041 lec30-mem-bus-1.22

Saeid Nooshabadi

## AMBA Based System




- ASB: Advanced System Bus: To connect High Performance modules**
- ABP: Advanced Peripheral Bus: Simpler interface for low performance peripherals**

ELEC2041 lec30-mem-bus-1.23

Saeid Nooshabadi

## ARM Core AMBA Interface

- ARM core cannot understand AMBA signaling standards directly.
  - It needs an interface unit for decoding and translation to AMBA signals
  - Some signals are just renamed



ELEC2041 lec30-mem-bus-1.24

Saeid Nooshabadi

## Reading Material

---

- Steve Furber: ARM System On-Chip; 2nd Ed, Addison-Wesley, 2000, ISBN: 0-201-67519-6. [Chapter 8](#).

## Conclusion

---

- Memory interfacing can degrade performance
- Can improve performance by increasing the clock frequency and allocating differing clock cycles for each memory access type
- cas-only accesses in DRAM are 2 to 3 times faster than ras – cas accesses.
- Control unit can provide protection to certain areas in user mode
- ARM processor uses AMBA to interface to the System Bus